




## 500V N-Channel MOSFET

### General Description

This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

### Features

- 9A, 500V,  $R_{DS(on)typ.} = 0.85\Omega @ V_{GS} = 10V$
- Low gate charge
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



## Absolute Maximum Ratings T<sub>c</sub> = 25 °C unless otherwise noted

Symbol	Parameter	JFPC9N50C	JFFM9N50C	Units
V <sub>DSS</sub>	Drain – Source Voltage	500		V
I <sub>D</sub>	Drain Current	Continuous ( T <sub>c</sub> = 25 °C )	9	9*
		Continuous ( T <sub>c</sub> = 100 °C )	5.1	5.1*
I <sub>CM</sub>	Drain Current - Pulsed ( Note 1 )	32		A
V <sub>GSS</sub>	Gate – Source Voltage	±30		V
E <sub>AS</sub>	Single Pulsed Avalanche Energy ( Note 2 )	510		mJ
I <sub>AR</sub>	Avalanche Current ( Note 1 )	8		A
E <sub>AR</sub>	Repetitive Avalanche Energy ( Note 1 )	19.2		mJ
dv/dt	Peak Diode Recovery dv/dt ( Note 3 )	4.5		V/ns
P <sub>D</sub>	Power Dissipation ( T <sub>c</sub> = 25 °C ) -Derate above 25 °C	192	40	W
		1.53	0.32	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150		°C
T <sub>L</sub>	Maximum Lead temperature for soldering purposes 1/8" from case for 5 seconds	300		°C

\*Drain current limited by maximum junction temperature.

## Thermal characteristics

Symbol	Parameter	JFPC9N50C	JFFM9N50C	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.65	3.15	$^{\circ}\text{C}/\text{W}$
$R_{\theta JS}$	Thermal Resistance, Case-to-Sink Typ.	0.5	--	$^{\circ}\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	62.5	$^{\circ}\text{C}/\text{W}$

## Electrical Characteristics $T_c = 25^{\circ}\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain – Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	500	--	--	V
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$	--	0.6	--	$\text{V}/^{\circ}\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 500\text{ V}, V_{GS} = 0\text{ V}$	--	--	1	$\mu\text{A}$
		$V_{DS} = 400\text{ V}, T_c = 125^{\circ}\text{C}$	--	--	10	$\mu\text{A}$
$I_{GSSF}$	Gate-Body Leakage Current, Forward	$V_{GS} = 30\text{ V}, V_{DS} = 0\text{ V}$	--	--	100	nA
$I_{GSSR}$	Gate-Body Leakage Current, Reverse	$V_{GS} = -30\text{ V}, V_{DS} = 0\text{ V}$	--	--	-100	nA
<b>On Characteristics</b>						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	2.0	--	4.0	V
$R_{DS(on)}$	Static Drain-Source on-Resistance	$V_{GS} = 10\text{ V}, I_D = 4.5\text{ A}$	--	0.73	0.9	$\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS} = 40\text{ V}, I_D = 4.5\text{ A}$ ( Note 4 )	--	6.8	--	S
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$	--	1121	--	pF
$C_{oss}$	Output Capacitance		--	96	--	pF
$C_{rss}$	Reverse Transfer Capacitance		--	5.5	--	pF
<b>Switching Characteristics</b>						
$t_{d(on)}$	Turn-On Delay Time	$V_{DS} = 250\text{ V}, I_D = 9.0\text{ A}, V_{GS} = 10\text{ V}, R_G = 25\Omega$ ( Note 4,5 )	--	18	--	ns
$t_r$	Turn-On Rise Time		--	22	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	40	--	ns
$t_f$	Turn-Off Fall Time		--	19	--	ns
$Q_g$	Total Gate Charge		--	24	--	nC
$Q_{gs}$	Gate-Source Charge	$V_{DS} = 250\text{ V}, I_D = 9.0\text{ A}, V_{GS} = 10\text{ V}$ ( Note 4,5 )	--	5.1	--	nC
$Q_{gd}$	Gate-Drain Charge		--	9.5	--	nC
<b>Drain – Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain-Source Diode Forward Current		--	--	9	A
$I_{SM}$	Maximum Pulsed Drain-Source Diode Forward Current		--	--	32	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = 9.0\text{ A}$	--	--	1.4	V
$t_{rr}$	Reverse Recovery Time	$V_{GS} = 0\text{ V}, I_S = 9.0\text{ A}$	--	363	--	ns
$Q_{rr}$	Reverse Recovery Charge	$di_r/dt = 100\text{ A}/\mu\text{s}$ ( Note 4 )	--	1.92	--	$\mu\text{C}$

### Notes:

1. Repetitive Rating: Pulsed width limited by maximum junction temperature
2.  $L = 3\text{ mH}, I_{AS} = 9.0\text{ A}, V_{DD} = 50\text{ V}, R_G = 25\Omega$ , Starting  $T_J = 25^{\circ}\text{C}$
3.  $I_{SD} \leq 9.0\text{ A}, di/dt \leq 100\text{ A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$ , Starting  $T_J = 25^{\circ}\text{C}$
4. Pulsed Test: Pulsed width  $\leq 300\mu\text{s}$ , Duty cycle  $\leq 2\%$
5. Essentially independent of operating temperature

### Typical Characteristics




Figure 1. 输出特性曲线,  $T_c=25^\circ\text{C}$




Figure 2. 输出特性曲线,  $T_c=150^\circ\text{C}$




Figure 3. 归一化导通电阻与温度曲线




Figure 4. 二极管正向电压曲线




Figure 5. 最大漏极电流与壳温曲线




Figure 6. 最大安全工作区域

### Typical Characteristics




Figure 11-1. Transient Thermal Response Curve for JFPC9N50C








Figure 11-2. Transient Thermal Response Curve for JFFM9N50C



### Test Circuit & Waveform



Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms

### Test Circuit & Waveform



Peak Diode Recovery  $dv/dt$  Test Circuit & Waveforms